Abstract-During preliminary design sketch phases, the power electronics designer has to propose optimal solutions complying with system level requirements, which are continuously evolving since the global system is not finalized. It is particularly complicated in the cases of wide operating ranges where the optimal design for the most constrained operating point does not necessarily provides the optimal design for the whole operating range. The aim of this paper is to propose a design by 1 st order optimization method for power converters. This method offers a rapid preliminary design but needs differentiable models. The method is detailed and shows how the modelling under differentiability can be achieved. Finally, some optimization results on an interleaved Buck converter with wide input and output voltage ranges are discussed.
INTRODUCTION
When launching a new concept, the negotiation between the system integrator and all equipment suppliers is very particular. The requirements are continuously changing, and power electronics engineers are asked to design always more performant systems in very short times. Without the experimental validation stage, it is difficult for the designer to be convinced that its commitments will be realizable for the final set of specifications. Usually this is achieved by experienced engineers, but even with years of practice, it is not possible to consider simultaneously the effect of all design variables implied in a converter design. Therefore, conservative hypothesis are often made, to keep the designer in its "comfort zone" in order to guarantee that the proposed design will be feasible. However, other designs may have provided better solutions, but since the time is constrained, it is not possible to study a huge space of solutions, especially if the operating conditions of the converter are wide. This paper intends to illustrate how a design by optimization process [1] of power electronics converters can help in this difficult task.
Some design by optimization strategies have already been proposed in power electronics. They are generally based on genetic algorithms or sweeping procedures what are not stuck in local minima and allow using "conventional" models, as time simulation, Finite Elements Methods (FEM) or design procedures using components from catalogues. For example, in [2] , three design parameters have been swept : the switching frequency, the coil diameter and copper cross-section; different natures of models have been used (analytical or FEM). The authors had to limit the problem size due to computation time. In [3] the genetic NSGA-II algorithm has been used with different nature of models (time simulation, FEM and analytical). Due to the high computation time, the number of design parameters has also been restricted to ten or less. Another technic consists into make a multi-level optimization procedure when using optimization methods handling discrete constraints [4] .
The originality of the method proposed in the paper is that it is "first order" method using differentiable models with a gradient based optimization algorithm : SQP 2 [5] (Sequential Quadrating Programming). These kinds of algorithms are more performant for highly constrained systems, than "zero order" methods (as the optimizations based on genetic algorithms). Indeed, genetic algorithms handle the constraints by penalizing the objective function when SQP uses directly the KarushKuhn-Tucker conditions to respect the constraints. Finally, thanks to the gradient information, less model evaluation are necessary with first order optimization algorithms which conducts into a lowest computation time and allows to have more design parameters [6] . The prize to pay is however to use differentiable models. In this paper, we will thus develop specific formulations for power electronics, with the constraints of models differentiability in order to use SQP algorithm. The results will be illustrated on the example of an Interleaved Buck Converter (IBC) used in a stratospheric 1 Institute of Engineering Univ. Grenoble Alpes 2 First order algorithms use the gradients to be guide during optimization when zero order algorithms use only the result information.
airship. The "Stratobus" airship is currently developed with Thales Alenia Space consortium [7] , [8] and it will be entirely powered with electrical energy. During the day, all embedded equipment (including an electrolyze unit for a fuel cell, airship motors and payloads) is supplied by solar panels, and during the night, the fuel cell is providing the needed energy. For this purpose, several dozen of DC-DC Interleaved Buck Converters (IBC, Fig. 1 ) will be used, each supplying few kilowatts with hundred volts wide input and output voltage ranges. Their weight has to be minimized in the aim to get more payloads.
Section II will briefly summarize the design constraints and the organization of the design strategy, section III will illustrate some models which have been specifically developed for this topology, and section IV will provide some design results.
II. DESIGN CONSTRAINTS AND OPTIMIZATION STRATEGY
In the forecasted system, the converter maximum input power (PHIGH) is 3.5 kW. The input (VHIGH) and output (VLOW) voltage ranges are not defined yet, but should stay within ~500 to 1000 V for input and ~200 to 450V for output. Due to the length of the DC cables on the airship (several dozen meters), a high voltage is preferred at the input to decrease the conductor losses and therefore their weight. The minimum efficiency of the converter should be 96%, also regarding the impact on system conductor losses and converter cooling. Input and output current ripples are also constrained to limit the aging of the solar panels and loads: a 5% maximum current THD (total harmonic distortion) is allowed. The cooling capability in stratosphere is quite challenging, since nearly no convection is possible. The system designer guarantees a 70°C heatsink temperature (THS) to insure the cooling of all power electronics components, as semiconductors and inductors. Eventually, the IBC converter should stay in the same conduction mode for all its operating points: in DCM (Discontinuous Conduction Mode) or CCM (Continuous Conduction Mode).
Some technologies have been preselected as the magnetic core materials (powder core), capacitor material (film or ceramic) and active components technology (SiC components have a good efficiency, a relative high voltage breakdown, and the possibility to increase the switching frequency).
Many other design parameters (number of legs, switching frequency, conduction mode, core size, turn number, inductor's wire, capacitor values, etc.) are free and have to be determined. Finally, 23 key design parameters are to be determined to provide an optimal design and 134 constraints have been identified on this typical study (constraints from component level to system level). Internal design constraints at component level are also considered (max semiconductor temperature, max capacitors RMS current, and many parameters for the inductor: saturation, maximum temperature…) and will be detailed in section III.
III. MODELLING FOR 1 ST ORDER OPTIMIZATION
As stated in the introduction, all models are developed under the constraint of differentiability and so need to be continuous. Therefore, the usual way of thinking when modelling power electronics components has to be revisited. Below the modelling of some of the sub-systems are briefly described as the input current ripple filtering, the capacitors, the switching cell and the inductors.
At the end, the different models are gathered into the global optimization model (Fig. 2) .
A. IBC input current ripple filtering
The input current ripple depends of the input power, input and output voltages, inductor's value and the number of interleaved legs, which is obviously an integer, thus non differentiable. In [9] , a judicious analytical model has been developed to evaluate the current ripples in the time domain. This analytical model even accepts a continuous (i.e. non integer) number of legs but unfortunately it needs floor mathematic function which is absolutely not differentiable.
To overcome this limitation, the input lines harmonics are finally calculated thanks to a frequency equivalent model [10] . From the MOSFET current waveforms, theirs Fourier series are computed (equations 1 to 5). Solving the equivalent circuit in the frequency domain is then straightforward, taking into account the input filter of Fig. 4 . Thus, the current ripple and the Total Hamonic Distorsion (THD) become a continuous function of the number of legs. This formula has been verified in comparison with time simulation for a wide number of legs (1 to 8).
The command delay between each IBC legs is defined as: (1) With Nlegs the number of IBC legs. The Fourier series of the input current inside the first IBC leg is: (2) So the Fourier series of the input current inside the second IBC leg is simply:
Finally, input current Fourier series can be expressed as: (4) Since harmonics exist only on multiples of the switching frequency and the number of IBC legs, the equation can be simplified by: (5) This Fourier series is finally added to the equivalent frequency model of the IBC filters and wires (Fig. 4) . It is then possible to get the current and voltage spectra at the inputs of the IBC source and load to compute the constrained THD.
B. IBC capacitors modelling
For modelling capacitors, datasheet interpolation is used to determine both weight and max RMS current as a function of capacitance. Fig. 5 shows the datasheet interpolation of the R75 KEMET capacitors for a 1250 voltage rate. RMS current is determined analytically from IBC waveforms. 
C. Switching cell modelling
The current rate for semi-conductor devices is proportional to their chip surface [11] , and it is the same for other intrinsic parameters as capacitances, on-resistances... These parameters can be then interpolated based on manufacturer datasheets with their current rate as design parameter. For example, Fig. 6 presents an interpolation of the thermal resistance junction-tocase as a function of the current rate at 25°C for SiC MOSFETs from CREE with 1200V breakdown voltages and TO-247 package.
A large die area results into low on-resistance but increases the intrinsic capacitances and so the commutation losses. Determining what is the best compromise between conduction losses and switching energies is actually the same than finding the best current rate for MOSFET and diode. This is why it is important to take the current rate of the semi-conductors as global optimization design parameter, since it will act on the evolution of the switching frequency during the optimization.
The semiconductor losses are evaluated analytically using a model adapted from [12] to be applied on both continuous and discontinuous conduction modes, and validated in comparison with manufacturer datasheets. The switched current and voltage are obtained from the analytical waveforms generator. A simple 1D thermal model allows computing the junction temperature, which is limited by a 125°C constraint.
D. Inductors modelling
In IBC topologies, the power inductors represent a large part of the mass and volume budget. Their design has a nonnegligible influence on the global converter optimization and should be done properly. The inductors design problematics belong to three domains: geometrical, electrical and thermal. For example: the winding area should be sufficient for the winding turn numbers, the inductance electrical value should guarantee the IBC functionalities and the inductance temperature should not overcome the temperature limits of the core and the wire materials. In the IBC global optimization model, the leg inductors design model (Fig. 7) has been cut into three sub-models detailed below: the electrical model, the losses model and the thermal model.
1) Inductors electrical model
To determine the inductor value, the technological description of the inductor (core size, turn number, material) and operating constraints (permeability drop with DC magnetization and frequency) are used. To guarantee the differentiability, all core sizes are obtained from homothetic variations based on a specific core. Therefore, the issue of discrete cores in catalogues disappears. Turns number is considered as real number in the inductance computation and eventually the core material is fixed. The number of layers in the windings is restricted to one to limit the parasitic capacitances.
2) Inductors losses computation
Thanks to the IBC functional model it is possible to get the current and then the induction waveform into the core. With its geometry and Improved General Steinmetz Equations (IGSE) [13] , core losses are obtained. Even if it is well known that this model is not perfect, it has the advantage of differentiability. The copper losses are obtained through Litz RAC and RDC resistances computed using the method provided in [14] . In the design process of Fig. 7 , the wires selection is made as follows: the Litz wire strand diameter is chosen according to the switching frequency and associated skin depth, the strand number is an optimization parameter, and the current density is computed based on the RMS current and total copper area. At this time, the thermal model (next subsection) only considers the core losses, thus copper losses are limited by limiting the current density to 7A/mm². Of course, further developments should consider the copper losses in the thermal model, and no current density limitation will be used anymore.
3) Inductors thermal model
In the specific case presented in the paper, the converter will be inside a closed box in the Stratosphere: the thermal cooling of electronic components is made only through conduction (no radiation and no convection). In order to insure the voltage dielectric strength for several years and a homogeneous thermal contact between the inductance and the heat sink, the inductances are molded in a resin (Fig. 8 is a picture of a power inductance cut longitudinally). For temperature evaluation, since all losses are evacuated through conduction a 2D thermal electrical equivalent model is sufficient (Fig. 10) .
The thermal conductivities of the core, the core epoxy and the Litz into radial direction (composed of a mix between copper, insulator and resin, (Fig. 9) ) have been identified from experimental measurements. It had to be done due to the lack of thermal information in core datasheets and because Litz wire is neither copper, nor insulator, nor air. This identification results are summarized in bold in TABLE I.
E. Global modelling
All models of the sub-systems have been gathered into a global model. Some of the sub-models are sensitive to the operating point, i.e. to the voltage, current or losses going through the sub-systems. For example, this is the case of the functional model, filtering models and thermal models. Besides, there are some implicit equations to be solved: the active components are sensitive to their junction temperature which depends on the operating points. It is necessary to check that the temperatures computed thanks to the thermal models are close to the one used to evaluate components parameters. Also, the desired efficiency took for the operating point current computation must be equal to the estimated efficiency based on losses calculations. These implicit equations have been formulated as constraints to be solved by the optimization algorithm [15] .
Eventually, in the case of the interleaved Buck converter for Stratobus, there is not only one operating point but several of them that are to be considered during the sizing process. There are finally six sizing operating points in the forecast case. The sub-models depending on the operating point (like the functional model allowing to get current and voltage waveforms into components) are simultaneously called for each of the sizing operating point during an iteration of the optimization. The models have been implemented into CADES framework which is able to differentiate automatically the models with the exact derivatives [15] , [16] . The exact derivatives are essential to SQP optimization algorithm since an error in the Jacobian matrix evaluation, even very small, can drive the optimizer into the wrong direction. The automatic exact differentiation is then a serious help for the engineers, which cannot afford long Jacobian matrix computations for each models.
IV. OPTIMIZATION RESULTS
Once the optimization problem has been formulated, i.e. the system model has been done and the specifications have been set up, it is possible to run some optimizations. The optimizations can help the designer in different circumstances: to accelerate the design process (especially in the case of large number of design parameters and wide operating points) or to negotiate the set of specifications for instance.
A. Optimizations for faster designing
First, an IBC is sized in DCM with KoolMu 26μ from Magnetics as material for the power inductors.
The set of specifications used for this IBC design is closed to the forecast system presented into section II: the efficiency should be around 96%, maximum input and output current THD should be below 5%, and cooling plate maximum temperature is 65 °C. The conduction mode is forced to be discontinuous for the all power range (from 700 to 3500 W) and input and output voltage ranges ([200-400] V and [500-800] V respectively).
The unique objective of the optimizations is minimizing the converter weight. TABLE II. gives the "imaginary" optimization results on the continuous converter global model as well as the final design (with discrete components from manufacturer datasheets) with the same converter global model. Note that the power density does not include the mechanical part of the converter, i.e: not the heat sink, the box and connectors but only the electronic components and the electronic board.
The optimization in the "imaginary" domain has been made in 15 minutes in CADES framework with a core i5 processor and 4Go of RAM.
The final converter design is based on the imaginary optimization results: the discrete components or data as leg IBC number or active components current rate have been chosen as close as possible from the optimal imaginary results. First, the number of legs has been fixed to 2 and 3. New optimizations have been made with these data. The best solution was for 3 legs. Then the inductance core has been fixed to the closest best imaginary one and so on. This step by step procedure took finally around 2 hours until getting the final converter design (time for the selection of the components into datasheets and the optimizations).
The degradation of the performances between the imaginary optimal solution and the final design is not surprising. The proportions of weight and losses are nevertheless kept similar as in the imaginary design. Due to the important influence of the power inductor on the converter weight (almost 50% of the total weight), the optimization results shows the matter of trying to optimize the inductor for this specific application. For example, it is possible looking for a core topology or technology being more easily cooled or less sensitive to high temperature level.
B. Optimization results questioning specifications
Thanks to the high speed of this design by optimization method, the effect of changes in the specifications can be obtained quickly and the discussions between system integrator and equipment suppliers more efficient. Also, the designer can try different technology easily. All the parametric optimizations showed hereafter have been obtained on the previous set of specifications, but the power inductors core material has been changed: MPP 60μ was used instead of KoolMu 26μ (both from Magnetics). A parametric optimization consists in performing several optimizations while fixing each time a parameter to different values.
In power electronics, the efficiency is often required to be as high as possible. In aeronautic systems, it allows for example less current requirements into cables and so lightest wiring. The curve on the top of Fig. 11 represents Pareto front between the IBC efficiency and its power density. For low efficiency values, the power density is not high due to the necessity to evacuate the losses: the switching frequency is the lowest and number of legs is the highest. The optimal efficiency for the maximum power density of the IBC is around 95%. Up to 97%, the electronic components growth, while the switching frequency starts to decreases to minimize the losses.
It can be noticed that the optimal number of legs for 96% of efficiency is 3.7 for an IBC sized with MPP 60μ material when it was 2.4 for the IBC sized with KoolMu 26μ material. This shows how coupled are the equations in the global design. The design of the cooling system has a non-negligible impact on the global weight of the overall system (until 50%). Consequently, for the system integrator, it is a serious help to know how much 10 °C more of the cooling plate temperature can impact the weight of the electronic. In Fig. 12 , it can be seen that if the cooling plate temperature increases from 65 °C to 75 °C, it will result into a loss of 400 W/kg of power density. This effect is mainly the consequence of the inductor size increase, in order to reduce the thermal resistance.
Of course, the highest is the temperature of the cooling plate, the highest the optimal efficiency has to be, to keep the components at the required temperatures. Eventually, the system integrator will always tend to maximize the voltage of its wiring to decrease the losses. But a higher voltage at the input of the IBC designed in discontinuous mode results into an increase of core losses in the power inductors.
The worst operating point for inductors core losses to evacuate is: PHIGH max , THS max , VHIGH max and VLOW min due to the important current ripple inside these inductors (6): (6) With IL the current ripple in the power IBC inductors, VHIGH the input IBC voltage, VLOW the output voltage, L the inductor value, DCM the MOSFET duty-cycle and Ts the switching period.
It is obvious with (6) that for a fixed value of VLOW, the higher is VHIGH, the higher is also the electromagnetic field excitation resulting into higher core losses. These core losses need to be evacuate by increasing the inductors size in order to increase the thermal contact area between the inductors and the cooling plate and so minimize the thermal resistance. This is the reason of the decrease of weight power density of the IBC in discontinuous mode when the maximum input voltage rises.
With Fig. 13 , the system integrator has a quantified indication of the price of increasing the IBC input voltage on its weight power density to take his decision.
V. CONCLUSION
In this paper, a 1 st order optimization method has been chosen contrary to the classic use of zero order algorithms, as genetic for instance. It requires an effort on the modelling because of the differentiability constraint. But once the models are set, the optimization is running fast compare to zero order methods, and allows considering several operating points. This is helping the engineers to identify quickly the key design parameters. For example in the case presented in this paper, all efforts should be made in a first place into the power The optimization strategy proposed here is also particularly effective to design optimally, not only the converter but the all aircraft electrical system. Indeed, if each supplier is able to give in a short time Pareto curves and parametric optimization curves, the system integrator has then all quantified information to size optimally its system.
